U.S. Department of Energy

Pacific Northwest National Laboratory


Note: Some links are only provided through paid subscription services, which may limit access. Consult your institution’s library for assistance in obtaining these documents.

Hayes AB, L Li, D Chavarria, SL Song, and EZ Zhang. 2016. “ORION: A Framework for GPU Occupancy Tuning.” In the 17th ACM/IFIP/USENIX Middleware Conference (Middleware 2016). December 12-16, 2016, Trento, Italy.

Li A and SL Song. 2017. “Locality-Aware CTA Clustering For Modern GPUs.” Presented at: 22nd ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS 2017). April 08-12, 2017, Xi’an, China.

Li A, SL Song, M Wijtvliet, A Kumarand, and H Corporaal. 2016. “SFU-Driven Transparent Approximation Acceleration on GPUs. In Proceedings of the International Conference on Supercomputing (ICS 2016), Article No. 15. June 1-3, 2016, Istanbul, Turkey. ACM, New York. DOI: 10.1145/2925426.2926255.

Roy P, X Liu, and S Song. 2016. “SMT-Aware Instantaneous Footprint Optimization.” In Proceedings of the 25th ACM international Symposium on High-Performance and Distributed Computing (HPDC 2016), pp. 267-279. May 31-June 4, 2016, Kyoto, Japan. ACM, New York. DOI: 10.1145/2907294.2907308.

Tallent NR, KJ Barker, R Gioiosa, A Marquez, G Kestor, SL Song, A Tumeo, DJ Kerbyson, and A Hoisie. 2016. “Assessing Advanced Technology in CENATE.” In Proceedings of the 11th IEEE International Conference on Networking, Architecture, and Storage (NAS 2016). August 08-10, 2016, Long Beach, California. IEEE, Piscataway, New Jersey. DOI: 10.1109/NAS.2016.7549392.

Tan J, SL Song, K Yan, X Fu, A Marquez, and DJ Kerbyson. 2016. “Combating the Reliability Challenge of GPU Register File at Low Supply Voltage.” The 25th International Conference on Parallel Architectures and Compilation Techniques (PACT ’16), pp. 3-15. September 11-15, 2016, Haifa, Israel. ACM, New York, NY. DOI: 10.1145/2967938.2967951.

Xie C, SL Song, J Wang, W Zhang, and X Fu. 2017. “Processing-in-Memory Enabled Graphics Processors for 3D Rendering.” Presented at: 23rd IEEE International Symposium on High-Performance Computer Architecture (HPCA-23). February 04-08, 2017, Austin, Texas.

| Pacific Northwest National Laboratory